Undergraduate Programme and Module Handbook 2012-2013 (archived)
Module ENGI1121: Electronic Fundamentals & Manufacture
Department: Engineering
ENGI1121: Electronic Fundamentals & Manufacture
Type | Tied | Level | 1 | Credits | 20 | Availability | Available in 2012/13 | Module Cap | None. | Location | Durham |
---|
Tied to | H100 |
---|---|
Tied to | H103 |
Prerequisites
- As specified in programme regulations
Corequisites
- As specified in programme regulations
Excluded Combination of Modules
- As specified in programme regulations
Aims
- This module is designed solely for students studying School of Engineering and Computing Science degree programmes.
- It provides a working knowledge of Electronic Fundamentals & Manufacture.
- It shows how the material covered fits into the wider engineering context.
Content
- Electronic fundamentals - to provide an introduction to analogue and digital electronics and the scope of electronic systems
- Manufacture - to introduce the basic processes, organisation and business aims
- Design - to cover the stages of the design process via a design, make and test approach
Learning Outcomes
Subject-specific Knowledge:
- Understanding of gate level logic circuits, and methods of design
- Binary numbering systems
- Basic operational amplifiers
- Basic understanding of Machining, forming, casting and fabrication
- The basic design process
Subject-specific Skills:
- Solution of problems involving basic analogue and digital electronic circuits
- Selection of manufacturing processes for components
- Designing, building and testing engineering products
Key Skills:
- Numerical skills appropriate to an engineer
- General problem solving skills
- Capacity for self-learning in familiar and unfamiliar situations
- Effective Communication
- Teamworking
Modes of Teaching, Learning and Assessment and how these contribute to the learning outcomes of the module
- Lectures and associated tutorials, as lectures are the most efficient way to impart the required knowledge in this context
- Laboratory sessions, with formative assessment, as these reinforce and provide application of the student's knowledge
- Application of course material to weekly problem sheets, as this reinforces knowledge and provides training in problem solving
- Formative assessment of formal laboratory reports, as this trains the student in collating, analysing and presenting detailed technical information
- Summative assessment of the design project, which is carried out in teams of 6, not only assesses design skills, but also teamworking, written and verbal communication and student's ability to research unfamiliar topics
- Written examinations, as these can directly assess knowledge, understanding and problem solving ability.
- Students are able to make use of staff 'Tutorial Hours' to discuss any aspect of the module with teaching staff on a one-to-one basis. These are sign up sessions available for up to one hour per week per lecture course.
Teaching Methods and Learning Hours
Activity | Number | Frequency | Duration | Total/Hours | |
---|---|---|---|---|---|
Electronic Fundamentals Lectures | 20 | 1 per week | 1 Hour | 20 | |
Manufacture Lectures | 11 | 1 per week | 1 Hour | 11 | |
Design Lectures | 4 | 1 per week | 1 Hour | 4 | |
Design Practicals | 4 | 1 week | 36 | ||
Design Seminars | 4 | 1 per week | 1 hour | 4 | |
Tutorials Hours | As required | Weekly sign up sessions | up to an hour | 8 | |
Laboratories | 3 | 1 per week | 3 Hours | 9 | ■ |
Problem Classes | 4 | 1 per week | 1 Hour | 4 | ■ |
Reading, report writing, problem sheet completion and other self learning activities | 104 | ||||
Total | 200 |
Summative Assessment
Component: Examination | Component Weighting: 70% | ||
---|---|---|---|
Element | Length / duration | Element Weighting | Resit Opportunity |
Electronic Fundamentals & Manufacture 1 | 2 hours | 100% | YES |
Component: Assessment | Component Weighting: 30% | ||
Element | Length / duration | Element Weighting | Resit Opportunity |
Design assessment | 100% | YES |
Formative Assessment:
Problem Sheets Laboratory Reports Engineering day Collection Exams
■ Attendance at all activities marked with this symbol will be monitored. Students who fail to attend these activities, or to complete the summative or formative assessment specified above, will be subject to the procedures defined in the University's General Regulation V, and may be required to leave the University